Pipeline Speedup

A non-pipelined processor takes 5 cycles per instruction. An ideal 5-stage pipeline processes how many instructions per cycle at full throughput?

A

It depends on the instruction type

B

5 instructions per cycle

C

1 instruction per cycle

D

1 instruction every 5 cycles