Memory Hierarchy Latencies

Approximately how many CPU cycles does a main memory (DRAM) access take compared to an L1 cache hit on a modern processor?