Pipeline Speedup

A non-pipelined processor takes 5 cycles per instruction. An ideal 5-stage pipeline processes how many instructions per cycle at full throughput?