Back
All Modules Computer Architecture Pipelining & Execution

Pipelining & Execution

0 / 18 solved
0/18 solved
Question Tags Difficulty Success
1. Pipeline Stages
pipeline_stagesrisc +2
 Easy 83%
2. Instruction Fetch-Execute Cycle
program_counterfetch_execute +3
 Easy 78%
3. Pipeline Speedup
pipeline_throughputlatency +3
 Medium 55%
4. Instruction Set Architecture
isamicroarchitecture +2
 Medium 90%
5. Structural Hazard
structural_hazardresource_conflict +2
 Medium 59%
6. Control Hazard
control_hazardbranch +3
 Medium 89%
7. Load-Store Architecture
load_storerisc +3
 Medium 93%
8. Pipeline Hazard Types
Basics
Medium 72%
9. Data Forwarding
data_forwardingbypassing +3
 Medium 89%
10. Superscalar Execution
superscalaripc +3
 Medium 79%
11. Instruction Encoding: CISC vs RISC
ciscrisc +4
 Medium 84%
12. Pipeline Stall: Throughput vs Latency
pipeline_stallthroughput +4
 Medium 78%
13. Out-of-Order Execution
Basics
Medium 67%
14. Register Renaming
register_renamingwar +4
 Medium 59%
15. WAR and WAW Hazards
war_hazardwaw_hazard +4
 Medium 56%
16. The Compiler Will Not Reassociate
reassociationfloating-point +2
 Medium 73%
17. Split
instruction-level-parallelismloop-unrolling +2
 Hard 33%
18. Three Wasted Cycles
pipeline-hazardsload-use-hazard +2
 Hard 50%

Learning Resources

Inside the Machine, Chapters 2 - 4
But How Do It Know, pg. 73 - 108, 116 - 128

Up next

18 of 18 questions here are still unsolved.

Next module Memory Architecture