GPU / TPU Architecture

The memory hierarchy (HBM/SRAM, VMEM/SMEM), warps and SIMT, tensor cores, occupancy, coalescing.

0 / 9 solved
0/9 solved
Question Tags Difficulty Success
1. How Much Traffic Tiling Removes
shared-memorytiling +3
Medium —
2. Room for More
occupancywarps +1
Medium —
4. Straight Line Traffic
memory-coalescinghbm
Hard —
6. Grid of Multipliers
tpusystolic-array +1
Hard —
7. Stride Bank Collision
gpushared-memory +1
Hard —
8. Chasing the Ridge Point
rooflinearithmetic-intensity +1
Hard —
9. Why the Extra Dimension
tpuici-topology +1
Insane —

Learning Resources

Up next

9 of 9 questions here are still unsolved.